#### Freescale Semiconductor Advance Information


# Quad High-Side and Octal Low-Side Switch for Automotive

The 33888 is a single-package combination of a power die with four discrete high-side MOSFETs (two 10 m $\Omega$  and two 40 m $\Omega$ ) and an integrated IC control die consisting of eight low-side drivers (600 m $\Omega$  each) with appropriate control, protection, and diagnostic features.

Programming, control, and diagnostics are accomplished using a 16-bit SPI interface. Additionally, each high-side output has its own parallel input for pulse-width modulation (PWM) control if desired. The low sides share a single configurable direct input.

#### Features

- Dual 10 m $\Omega$  High Side, Dual 40 m $\Omega$  High Side, Octal 600 m $\Omega$  Low Side
- Full Operating Voltage of 6.0 V to 27 V
- SPI Control of High-Side Overcurrent Limit, High-Side Current Sense, Output OFF Open Load Detection, Output ON/OFF Control, Watchdog Timeout
- SPI Reporting of Program Status and Fault
- High-Side Analog Current Feedback with Selectable Ratio
- Enhanced 16 V Reverse Polarity V<sub>PWR</sub> Protection



33888

33888A

**HIGH-SIDE/LOW-SIDE SWITCH** 

ORDERING INFORMATION					
Device Temperature Range (T <sub>A</sub> ) Package					
MC33888APNB/R2	-40°C to 125°C	36 PQFN			
MC33888FB/R2	-40 C to 125 C	64 PQFP			




Figure 1. 33888 Simplified Application Diagram

\* This document contains certain information on a new product. Specifications and information herein are subject to change without notice.




© Freescale Semiconductor, Inc., 2007. All rights reserved.

# **DEVICE VARIATIONS**

#### Table 1. Features Comparison: 33888 and 33888A

Parameter	Symbol	Condition	33888	33888A	For details, see page
Undervoltage Low-Side Output Shutdown	V <sub>PWRUV</sub>	-	5.0 V	3.0 V	10
Low-Side Drain-to-Source ON Resistance	R <sub>DS(ON)</sub>	V <sub>PWR</sub> = 4.5 V; V <sub>DD</sub> = 3.5 V	Not specified	8.0 Ω	13
Recommended Frequency of SPI Operation	f <sub>SPI</sub>	Extended Mode, V <sub>DD</sub> = 3.4 V	Not specified	2.1 MHz (max)	16



INTERNAL BLOCK DIAGRAM

Figure 2. 33888 Simplified Internal Block Diagram



#### Transparent Top View of Package




Figure 3. 33888 Pin Connections for PQFN

#### Table 2. 33888 Pin Definitions for PQFN

A functional description of each pin can be found in the Functional Pin Description section beginning on page <u>18</u>.

Pin Number	Pin Name	Pin Function	Formal Name	Definition
1	FS	Output	Fault Status (Active Low)	This output pin is an open drain indication that goes active low when a fault mode is detected by the device.
2, 24	VPWR	Input	Positive Power Supply	These pin connects to the positive power supply and are the source input of operational power for the device. Pins 2 and 24 must be shorted together on the board.
3 6 8 10	LS4 LS6 LS8 LS10	Output	Low-Side Output 4 Low-Side Output 6 Low-Side Output 8 Low-Side Output 10	These outputs are current and thermal overload protected. Maximum steady state current through each of these outputs is 500 mA.
4, 11, 15, 20, 32	GND	Ground	Power Ground	These pins serve as the ground for the source of the low-side output transistors as well as the logic portion of the device. Pins 4, 11, 15, 20, and 32 must be shorted together on the board
5 7 9 12	LS5 LS7 LS9 LS11	Output	Low-Side Output 5 Low-Side Output 7 Low-Side Output 9 Low-Side Output 11	These outputs are current and thermal overload protected. Maximum steady state current through each of these outputs is 800 mA.

## Table 2. 33888 Pin Definitions for PQFN (continued)

A functional description o	f each pin can be f	found in the Functional Pir	n Description section	on beginning on page 18.

Pin Number	Pin Name	Pin Function	Formal Name	Definition
13	VDD	Input	Digital Drain Voltage (Power)	This is an external input pin used to supply power to the SPI circuit.
14	SO	Output	Serial Output	This is an output pin connected to the SPI Serial Data Input pin of the MCU or to the SI pin of the next device in a daisy chain.
16	CS	Input	Chip Select (Active Low)	This is an input pin connected to a chip select output of a microcontroller (MCU).
17	SCLK	Input	Serial Clock	This input pin is connected to the SCLK pin of the master MCU, which is a bit (shift) clock for the SPI port.
18	SI	Input	Serial Input	This input pin is connected to the SPI Serial Data Output pin of the MCU from which it receives output command data.
19	ILS	Input	Low-Side Input	This input pin is used to directly control a number of the low-side devices as configured by SPI.
21 22 30 31	IHS3 IHS2 IHS0 IHS1	Input	High-Side Input 3 High-Side Input 2 High-Side Input 0 High-Side Input 1	These inputs may or may not be activated depending on the configured state of the internal logic.
23 29	CSNS2-3 CSNS0-1	Output	Current Sense 2-3 Current Sense 0-1	These pins deliver a metered amount of the high-side output current that can be used to generate signal ground referenced output voltages for use by the MCU.
25 28	HS3 HS2	Output	High-Side Output 3 High-Side Output 2	Each pin is the source of a 40 m $\Omega$ MOSFET high-side driver, which delivers current through the connected loads.
26 27	HS1 HS0	Output	High-Side Output 1 High-Side Output 0	Each pin is the source of a 10 m $\Omega$ MOSFET high-side driver, which delivers current through the connected loads.
33	WAKE	Input	Wake	This pin is used to input a logic [1] signal in order to enable the watchdog timer function.
34	RST	Input	Reset (Active Low)	This input pin is used to initialize the device configuration and fault registers, as well as place the device in a low current standby mode.
35	FSI	Input	Fail-Safe Input	The Fail-Safe input pin level determines the state of the outputs after a watchdog timeout occurs. This pin has an internal pullup.
36	WDIN	Input	Watchdog Input	This input pin is a CMOS logic level input that is used to monitor system operation.




Figure 4. 33888 Pin Connections for PQFP

#### Table 3. 33888 Pin Definitions for PQFP

A functional description of each pin can be found in the Functional Pin Description section beginning on page 18.

Pin Number	Pin Name	Pin Function	Formal Name	Definition
1	FSI	Input	Fail-Safe Input	The Fail-Safe input pin level determines the state of the outputs after a watchdog timeout occurs. This pin has an internal pullup.
2	WDIN	Input	Watchdog Input	This input pin is a CMOS logic level input that is used to monitor system operation.
3	FS	Output	Fault Status (Active Low)	This output pin is an open drain indication that goes active low when a fault mode is detected by the device.
4, 26, 27, 58, 59	VPWR	Input	Positive Power Supply	These pin connects to the positive power supply and are the source input of operational power for the device. Pins 4, 26, 27, 58 and 59 must be shorted together on the board.
5 8 11 14	LS4 LS6 LS8 LS10	Output	Low-Side Output 4 Low-Side Output 6 Low-Side Output 8 Low-Side Output 10	These outputs are current and thermal overload protected. Maximum steady state current through each of these outputs is 500 mA.
6, 9, 12, 15	GND	Ground	Power Ground	These pins serve as the ground for the source of the low-side output transistors as well as the logic portion of the device. Pins 6, 9, 12 and 15 must be shorted together on the board.

## Table 3. 33888 Pin Definitions for PQFP (continued)

A functional description of each	pin can be found in the Functional P	in Description section	beginning on page 18.

Pin Number	Pin Name	Pin Function	Formal Name	Definition
7 10 13 16	LS5 LS7 LS9 LS11	Output	Low-Side Output 5 Low-Side Output 7 Low-Side Output 9 Low-Side Output 11	These outputs are current and thermal overload protected. Maximum steady state current through each of these outputs is 800 mA.
17	VDD	Input	Digital Drain Voltage (Power)	This is an external input pin used to supply power to the SPI circuit.
18	SO	Output	Serial Output	This is an output pin connected to the SPI Serial Data Input pin of the MCU or to the SI pin of the next device in a daisy chain.
19	CS	Input	Chip Select (Active Low)	This is an input pin connected to a chip select output of a microcontroller (MCU).
20	SCLK	Input	Serial Clock	This input pin is connected to the SCLK pin of the master MCU, which is a bit (shift) clock for the SPI port.
21	SI	Input	Serial Input	This input pin is connected to the SPI Serial Data Output pin of the MCU from which it receives output command data.
22	ILS	Input	Low-Side Input	This input pin is used to directly control a number of the low-side devices as configured by SPI.
23 24 61 62	IHS3 IHS2 IHS0 IHS1	Input	High-Side Input 3 High-Side Input 2 High-Side Input 0 High-Side Input 1	Each high-side input pin is used to directly control only one designated high-side output.
25 60	CSNS2-3 CSNS0-1	Output	Current Sense 2-3 Current Sense 0-1	These pins deliver a metered amount of the high-side output current that can be used to generate signal ground referenced output voltages for use by the MCU.
28, 29 56, 57	HS3 HS2	Output	High-Side Output 3 High-Side Output 2	Each pin is the source of a 40 m $\Omega$ MOSFET high-side driver, which delivers current through the connected loads.
30–35, 50–55	NC	N/A	Not Connected	These pins are not connected internally.
36–42 43–49	HS1 HS0	Output	High-Side Output 1 High-Side Output 0	Each pin is the source of a 10 m $\Omega$ MOSFET high-side driver, which delivers current through the connected loads.
63	WAKE	Input	Wake	This pin is used to input a logic [1] signal in order to enable the watchdog timer function.
64	RST	Input	Reset (Active Low)	This input pin is used to initialize the device configuration and fault registers, as well as place the device in a low current standby mode.

## **ELECTRICAL CONNECTIONS**

#### **MAXIMUM RATINGS**

#### Table 4. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Ratings	Symbol	Value	Unit
ELECTRICAL RATINGS			
Power Supply Voltage	V <sub>PWR</sub>		V
Steady State		-16 to 41	
Input Pin Voltage (1)	V <sub>IN</sub>	-0.3 to 7.0	V
WAKE Input Pin Clamp Current	I <sub>WICI</sub>	2.5	mA
Continuous per Output Current <sup>(2)</sup>	I <sub>OUTLS</sub>		mA
Low-Sides 4, 6, 8, 10		500	
Low-Sides 5, 7, 9, 11		800	
Continuous per Output Current <sup>(3)</sup>	IOUTHS		А
High-Sides 0, 1		10	
High-Sides 2, 3		5.0	
Output Clamp Energy			mJ
High-Sides 0, 1 <sup>(4)</sup>	E <sub>HS</sub>	450	
High-Sides 2, 3 <sup>(5)</sup>	E <sub>HS</sub>	120	
Low-Sides <sup>(6)</sup>	E <sub>LS</sub>	50	
ESD Voltage <sup>(7)</sup>			V
Human Body Model	V <sub>ESD1</sub>	±2000	
Machine Model	V <sub>ESD2</sub>	±200	

Notes

1. Exceeding voltage limits on SCLK, SI, CS, WDIN, RST, IHS, FSI, or ILS pins may cause a malfunction or permanent damage to the device.

2. Continuous low-side output current rating so long as maximum junction temperature is not exceeded. Operation at 125°C ambient temperature will require calculation of maximum output current using package thermal resistance.

3. Continuous high-side output current rating so long as maximum junction temperature is not exceeded. Operation at 125°C ambient temperature will require calculation of maximum output current using package thermal resistance.

4. Active HS0 and HS1 clamp energy using the following conditions: single nonrepetitive pulse, V<sub>PWR</sub> = 16.0 V, L = 40 mH, T<sub>J</sub> = 150°C.

5. Active HS2 and HS3 clamp energy using the following conditions: single nonrepetitive pulse, V<sub>PWR</sub> = 16.0 V, L = 10 mH, T<sub>J</sub> = 150°C.

6. Active low-side clamp energy using the following conditions: single nonrepetitive pulse, 450 mA, T<sub>J</sub> = 150°C.

7. ESD1 testing is performed in accordance with the Human Body Model ( $C_{ZAP}$  = 100 pF,  $R_{ZAP}$  = 1500  $\Omega$ ), ESD2 testing is performed in accordance with the Machine Model ( $C_{ZAP}$  = 200 pF,  $R_{ZAP}$  = 0  $\Omega$ ).

#### Table 4. Maximum Ratings (continued)

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Ratings	Symbol	Value	Unit
THERMAL RATINGS			•
Operating Temperature			°C
Ambient	Τ <sub>Α</sub>	-40 to 125	
Junction	Τ <sub>J</sub>	-40 to 150	
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
Control Die Thermal Resistance <sup>(8)</sup>	R <sub>0CJC</sub>		°C/W
PQFP			
One Low-Side ON		12.5	
Two Low-Side ON		9.3	
Three Low-Side ON		7.3	
Four Low Side ON		5.9	
All Low-Sides ON		3.2	
PQFN			
One Low-Side ON		8.6	
Two Low-Side ON		6.0	
Three Low-Side ON		4.6	
Four Low Side ON		3.8	
All Low-Sides ON		2.0	
Power Die Thermal Resistance <sup>(8)</sup>	R <sub>0PJC</sub>		°C/W
PQFP	0.00		
One High-Side 2, 3 ON		0.5	
All High-Sides ON		0.15	
PQFN			
One High-Side 2, 3 ON		0.5	
All High-Sides ON		0.1	
Thermal Resistance, Junction to Ambient, Natural Convection, Four-Layer Board <sup>(8)</sup>	R <sub>θJA</sub>		°C/W
PQFP		33	
PQFN		37	
Peak Package Reflow Temperature During Reflow <sup>(9), (10)</sup>	T <sub>PPRT</sub>	Note 10	°C

Notes

8. Board dimensions are 8.0 cm x 8.0 cm x 1.5 mm with a 300 mm<sup>2</sup> copper area on the bottom layer.

9. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.

10. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL),

> Go to www.freescale.com

> Search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx)]

> Locate your Part Number and in the Details column, select "View"

> Select "Environmental and Compliance Information"

## STATIC ELECTRICAL CHARACTERISTICS

#### **Table 5. Static Electrical Characteristics**

Characteristics noted under conditions 6.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  27 V, 4.5 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  150°C unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER INPUT				1	1
Supply Voltage Range	V <sub>PWR</sub>				V
Fully Operational		6.0	-	27	
V <sub>PWR</sub> Supply Current	I <sub>PWR(ON)</sub>				mA
T <sub>J</sub> > 125°C	. ,	-	17	25	
$T_{J} \leq 125^{\circ}C$		-	-	20	
$V_{PWR}$ Standby Current (All Outputs OFF, Open Load Detection Disabled, WAKE = H, $RST$ = H)	I <sub>PWR(SBY)</sub>				mA
T <sub>J</sub> > 125°C		_	4.2	7.0	
$T_{J} \leq 125^{\circ}C$		-	2.9	5.0	
Sleep State Supply Current ( $V_{PWR}$ < 12.6 V, $\overline{RST}$ < 0.5 V, WAKE < 0.5 V, HS[0:3] = 0 V) <sup>(11)</sup>	I <sub>PWR(SS)</sub>				μΑ
$T_{J} = 85^{\circ}C$		-	-	80	
$T_J = 25^{\circ}C$		-	1.0	25	
Logic Supply Voltage Range	V <sub>DD</sub>	4.5	5.0	5.5	V
Logic Supply Current	I <sub>DD(ON)</sub>				mA
T <sub>J</sub> > 125°C		-	4.2	7.0	
$T_{J} \le 125^{\circ}C$		-	2.9	5.0	
Logic Supply Sleep State Current	I <sub>DD(SS)</sub>	-	-	5.0	μA
Sleep State Low-Side Output Leakage Current (per Low-Side Output, RST = LOW)	I <sub>SLK(SS)</sub>				μΑ
$T_{J} = 85^{\circ}C$		-	-	3.0	
$T_J = 25^{\circ}C$		-	-	1.0	
Overvoltage Shutdown Threshold	V <sub>PWROV</sub>	28.5	32	36	V
Overvoltage Shutdown Hysteresis	V <sub>PWROV(HYS)</sub>	0.2	0.6	1.5	V
Undervoltage High-Side Output Shutdown (12)	V <sub>PWRUV</sub>	5.0	5.6	6.0	V
Undervoltage Low-Side Output Shutdown	V <sub>PWRUV</sub>				V
APNB Suffix Only <sup>(12)</sup>	-	3.0	4.0	4.4	
PNB and FB Suffixes		5.0	5.6	6.0	
Undervoltage High-Side Shutdown Hysteresis	V <sub>PWRUV(HYS)</sub>	0.1	0.3	0.5	V

Notes

11. This parameter is tested at 125°C with a maximum value of 10  $\mu A.$ 

12. SPI/IO and internal logic operational. Outputs will recover in instructed state when V<sub>PWR</sub> voltage level returns to normal as long as the level does not go below V<sub>PWRUV</sub>.

Characteristics noted under conditions 6.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  27 V, 4.5 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  150°C unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER INPUT (continued)				1	1
Current Sense Ratio (9.0 V $\leq$ V <sub>PWR</sub> $\leq$ 16 V, CSNS $\leq$ 4.5 V)	C <sub>SR[0:1]</sub>				-
CSNS0-1/HS0, CSNS0-1/HS1		-	1/1400	-	
Current Sense Ratio (C <sub>SR[0:1]</sub> ) Accuracy	C <sub>SR[0:1]_ACC</sub>				%
HS[0:1] Output Current					
1.0 A		-35	-	35	
2.0 A		-19	-	19	
5.0 A		-14	-	14	
6.5 A		-12	-	12	
10 A		-12	-	12	
Current Sense Ratio (V <sub>PWR</sub> = 9.0 V – 16 V, CSNS < 4.5 V)	C <sub>SR</sub>				_
CSNS2-3/HS2, CSNS2-3/HS3		_	1/880	-	
Current Sense Ratio (C <sub>SR[2:3]</sub> ) Accuracy	C <sub>SR[2:3]_ACC</sub>				%
HS[2:3] Output Current	0.1[0]				
0.5 A		-30	_	30	
1.0 A		-19	_	19	
3.0 A		-13.5	-	13.5	
3.7 A		-12	_	12	
5.0 A		-9.0	-	9.0	
Current Sense Clamp Voltage	V <sub>SENSE</sub>				V
I <sub>CNS</sub> = 15 mA Generated by the Device	GENGE	4.5	6.0	7.0	
HS0 AND HS1 POWER OUTPUTS					
Drain-to-Source ON Resistance (I <sub>OUT</sub> = 5.5 A)	R <sub>DS(ON)</sub>				Ω
T <sub>J</sub> = 25°C	20(01)				
V <sub>PWR</sub> = 6.0 V		-	_	0.02	
V <sub>PWR</sub> = 9.0 V		_	_	0.01	
V <sub>PWR</sub> = 13 V		_	_	0.01	
$T_{\rm J} = 150^{\circ}{\rm C}$					
$V_{PWR} = 6.0 V$		-	_	0.034	
$V_{PWR} = 0.0 V$ $V_{PWR} = 9.0 V$		_	_	0.017	
		_	-	0.017	
V <sub>PWR</sub> = 13 V					
Reverse Battery Source-to-Drain ON Resistance ( $I_{OUT}$ = -5.5 A, $T_{J}$ = 25°C)	R <sub>DS(ON)REV</sub>				Ω
V <sub>PWR</sub> = -12 V		-	-	0.02	
Output Self-Limiting Peak Current	I <sub>LIM(PK)</sub>				Α
Outputs ON, $V_{OUT} = V_{PWR}$ -2.0 V		33	49	66	
Output Self-Limiting Sustain Current	I <sub>LIM(SUS)</sub>				A
	LIW(303)		l		

Notes

13. Output OFF Open Load Detection Current is the current required to flow through the load for the purpose of detecting the existence of an open load condition when the specific output is commanded OFF.

13

30

IOLDC

25

\_

34

100

Outputs ON, V<sub>OUT</sub> = V<sub>PWR</sub>-2.0 V

Open Load Detection Current (13)

33888

μΑ

Characteristics noted under conditions 6.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  27 V, 4.5 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  150°C unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
HS0 AND HS1 POWER OUTPUTS (continued)			1	1	
Output Fault Detection Threshold <sup>(14)</sup> Output Programmed OFF	V <sub>OFD(THRES)</sub>	2.0	3.0	4.0	V
Output Negative Clamp Voltage	V <sub>CL</sub>				V
$0.5 \text{ A} \le I_{\text{OUT}} \le 2.0 \text{ A}$ , Output OFF	0L	-20	-	-	
Overtemperature Shutdown (Outputs OFF) (15)	T <sub>SD</sub>	160	175	190	°C
Overtemperature Shutdown Hysteresis <sup>(15)</sup>	T <sub>SD(HYS)</sub>	10	-	30	°C
HS2 AND HS3 POWER OUTPUTS					
Drain-to-Source ON Resistance (I <sub>OUT</sub> = 4.5 A)	R <sub>DS(ON)</sub>				Ω
T <sub>J</sub> = 25°C V <sub>PWR</sub> = 6.0 V		_	_	0.08	
$V_{PWR} = 9.0 V$		_	_	0.00	
V <sub>PWR</sub> = 13 V		-	-	0.04	
$T_{\rm J} = 150^{\circ}{\rm C}$					
V <sub>PWR</sub> = 6.0 V		-	-	0.136	
V <sub>PWR</sub> = 9.0 V		-	-	0.068	
V <sub>PWR</sub> = 13 V		-	-	0.068	
Reverse Battery Source-to-Drain ON Resistance ( $I_{OUT}$ = 4.5 A, $T_{J}$ = 25°C)	R <sub>DS(ON)REV</sub>				Ω
V <sub>PWR</sub> = -12 V		-	-	0.08	
Output Self-Limiting Peak Current	I <sub>LIM(PK)</sub>				А
Outputs ON, $V_{OUT} = V_{PWR}$ -2.0 V	( )	15	23	35	
Output Self-Limiting Sustain Current	I <sub>LIM(SUS)</sub>				А
Outputs ON, $V_{OUT} = V_{PWR}$ -2.0 V	· · · ·	6.0	10	15	
Open Load Detection Current <sup>(16)</sup>	IOLDC	25	-	100	μΑ
Output Fault Detection Threshold (17)	V <sub>OFD(THRES)</sub>				V
Outputs Programmed OFF		2.0	3.0	4.0	
Output Negative Clamp Voltage	V <sub>CL</sub>				V
$0.5 \text{ A} \le I_{\text{OUT}} \le 2.0 \text{ A}$ , Outputs OFF		-20	-	-	
Overtemperature Shutdown (Outputs OFF) (18)	T <sub>SD</sub>	160	170	190	°C
Overtemperature Shutdown Hysteresis (18)	T <sub>SD(HYS)</sub>	10	_	30	°C

Notes

14. Output fault detection threshold with outputs programmed OFF. For the Low-Side Outputs, fault detection thresholds are the same for output open and battery shorts.

15. Guaranteed by design. Not production tested.

16. Output OFF Open Load Detection Current is the current required to flow through the load for the purpose of detecting the existence of an open load condition when the specific output is commanded OFF.

17. Output fault detection threshold with outputs programmed OFF.

18. Guaranteed by design. Not production tested.

12

Characteristics noted under conditions 6.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  27 V, 4.5 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  150°C unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
LOW-SIDE POWER OUTPUTS				1	1
Drain-to-Source ON Resistance (I <sub>OUT</sub> = 0.3 A)	R <sub>DS(ON)</sub>				Ω
$T_J = 25^{\circ}C$					
$V_{PWR}$ = 4.5 V; $V_{DD}$ = 3.5 V, 33888A Only		-	-	8.0	
V <sub>PWR</sub> = 6.0 V		-	-	1.0	
V <sub>PWR</sub> = 9.0 V		-	-	0.7	
V <sub>PWR</sub> = 13 V		-	-	0.6	
T <sub>J</sub> = 150°C					
V <sub>PWR</sub> = 4.5 V; V <sub>DD</sub> = 3.5 V, 33888A Only		-	-	8.0	
V <sub>PWR</sub> = 6.0 V		-	-	1.8	
$V_{PWR} = 9.0 V$		-	-	1.1	
$V_{PWR} = 13 V$		-	-	0.9	
Output Self-Limiting Current (Outputs Programmed ON, V <sub>OUT</sub> = 3.0 V)	I <sub>LIM</sub>				А
Low-Side 4, 6, 8, 10		0.5	0.9	1.5	
Low-Side 5, 7, 9, 11		0.8	1.3	2.0	
Output OFF Open Load Detection Current <sup>(19)</sup>	I <sub>OLDC</sub>				μA
Output Programmed OFF, $V_{OUT}$ = 3.0 V		25	50	100	
Output Fault Detection Threshold <sup>(20)</sup>	V <sub>OFD(THRES)</sub>				V
Output Programmed OFF	- ( - )	2.0	3.0	4.0	
Output Clamp Voltage	V <sub>CL</sub>				V
2.0 mA $\leq$ I <sub>OUT</sub> $\leq$ 200 mA, Outputs OFF		41	53	60	
Low-Side Body Diode Voltage (I = -300 mA, $T_J$ = 125°C)	V <sub>BD</sub>	0.5	0.7	0.9	V
Overtemperature Shutdown (Outputs OFF) (21)	T <sub>LIM</sub>	160	170	190	°C
Overtemperature Shutdown Hysteresis <sup>(21)</sup>	T <sub>LIM(HYS)</sub>	10	20	30	°C

Notes

19. Output OFF Open Load Detection Current is the current required to flow through the load for the purpose of detecting the existence of an open load condition when the specific output is commanded OFF.

20. Output fault detection threshold with outputs programmed OFF. For the low-side outputs, fault detection thresholds are the same for output open and battery shorts.

21. Guaranteed by design. Not production tested.

Characteristics noted under conditions 6.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  27 V, 4.5 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  150°C unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
CONTROL INTERFACE					
Input Logic High Voltage (22)	V <sub>IH</sub>	0.7 V <sub>DD</sub>	-	-	V
Input Logic Low Voltage (22)	V <sub>IL</sub>	-	-	1.0	V
Input Logic Voltage Hysteresis (SI, CS, SCLK, IHS[0:3], ILS) (23)	V <sub>IN(HYS)</sub>	100	350	750	mV
Input Logic Pulldown Current (SI, SCLK, IHS[0:3], ILS, WDIN)	I <sub>DWN</sub>	5.0	-	20	μΑ
Input Logic Pulldown Resistor (WAKE, RST)	R <sub>DWN</sub>	100	200	400	kΩ
Input Logic Pullup Current ( $\overline{CS}$ , V <sub>IN</sub> = 0.7 V <sub>DD</sub> ) <sup>(24)</sup>	I <sub>UPC</sub>	5.0	-	20	μΑ
Input Logic Pullup Current (FSI, V <sub>IN</sub> = 3.5 V)	I <sub>UPF</sub>	5.0	-	20	μΑ
Wake Input Clamp Voltage ( $I_{WICI} < 2.5 \text{ mA}$ ) <sup>(25)</sup>	V <sub>WIC</sub>	7.0	-	14	V
Wake Input Forward Voltage (I <sub>WICI</sub> = -2.5 mA)	V <sub>WIF</sub>	-2.0	-	-0.3	V
SO High-State Output Voltage (I <sub>OH</sub> = 1.0 mA)	V <sub>SOH</sub>	0.8 V <sub>DD</sub>	-	-	V
FS, SO Low-State Output Voltage (I <sub>OL</sub> = -1.6 mA)	V <sub>SOL</sub>	-	0.2	0.4	V
SO Tri-State Leakage Current ( $\overline{CS} \ge 3.5 \text{ V}$ )	I <sub>SOLK</sub>	-5.0	0	5.0	μΑ
Input Capacitance <sup>(26)</sup>	C <sub>IN</sub>	-	4.0	12	pF
SO, $\overline{FS}$ Tri-State Capacitance <sup>(23)</sup>	C <sub>SO</sub>	-	-	20	pF

Notes

22. Upper and lower logic threshold voltage range applies to SI,  $\overline{CS}$ , SCLK,  $\overline{RST}$ , IHS[0:3], ILS, WAKE, and WDIN input signals. The WAKE, FSI, and  $\overline{RST}$  signals are derived from an internal supply.

23. Parameter is guaranteed by design but is not production tested.

24.  $\overline{\text{CS}}$  is pulled up to V<sub>DD</sub>.

25. The current must be limited by a series resistor when using voltages higher than the WICV.

26. Input capacitance of SI, CS, SCLK, RST, IHS[0:3], ILS, WAKE, and WDIN. This parameter is guaranteed by process monitoring but is not production tested.

## DYNAMIC ELECTRICAL CHARACTERISTICS

#### **Table 6. Dynamic Electrical Characteristics**

Characteristics noted under conditions 6.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  27 V, 4.5 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  150°C unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER OUTPUT TIMING				•	
High-Side Output Rising Fast Slew Rate (27)	SR <sub>R_FAST</sub>				V/µs
6.0 V < V <sub>PWR</sub> < 9.0 V		0.03	-	0.6	
9.0 V < V <sub>PWR</sub> < 16 V		0.05	0.5	0.8	
16 V < V <sub>PWR</sub> < 27 V		0.1	-	1.1	
High-Side Output Rising Slow Slew Rate (28)	SR <sub>R_SLOW</sub>				V/µs
6.0 V < V <sub>PWR</sub> < 9.0 V		0.01	-	0.14	
9.0 V < V <sub>PWR</sub> < 16 V		0.01	0.08	0.18	
16 V < V <sub>PWR</sub> < 27 V		0.01	-	0.2	
High-Side Output Falling Fast Slew Rate <sup>(27)</sup>	SR <sub>F_FAST</sub>				V/µs
6.0 V < V <sub>PWR</sub> < 9.0 V		0.2	-	1.0	
9.0 V < V <sub>PWR</sub> < 16 V		0.3	0.8	1.5	
16 V < V <sub>PWR</sub> < 27 V		0.5	-	2.2	
High-Side Output Falling Slow Slew Rate (28)	SR <sub>F_SLOW</sub>				V/µs
6.0 V < V <sub>PWR</sub> < 9.0 V		0.05	-	0.3	
9.0 V < V <sub>PWR</sub> < 16 V		0.08	0.15	0.4	
16 V < V <sub>PWR</sub> < 27 V		0.08	-	0.5	
High-Side Output Turn ON Delay Time <sup>(29)</sup>	t <sub>DLY(ON)</sub>	5.0	30	150	μs
High-Side Output Turn OFF Delay Time (30)	t <sub>DLY(OFF)</sub>	5.0	80	150	μs
Low-Side Output Falling Slew Rate (31)	SR <sub>F</sub>	0.5	3.0	10	V/μs
Low-Side Output Rising Slew Rate <sup>(31)</sup>	SR <sub>R</sub>	1.0	6.0	20	V/μs
Low-Side Output Turn ON Delay Time (32)	t <sub>DLY(ON)</sub>	0.5	2.0	10	μs
Low-Side Output Turn OFF Delay Time <sup>(33)</sup>	t <sub>DLY(OFF)</sub>	0.5	4.0	10	μs
Low-Side Output Fault Delay Timer <sup>(34)</sup>	t <sub>DLY(FS)</sub>	70	150	250	μs

Notes

High-side output rise and fall fast slew rates measured across a 5.0 Ω resistive load at high-side output = 0.5 V to V<sub>PWR</sub>-3.0 V (see Figure 5, page 17). These parameters are guaranteed by process monitoring.

High-side output rise and fall slow slew rates measured across a 5.0 Ω resistive load at high-side output = 0.5 V to V<sub>PWR</sub>-3.0 V (see Figure 5, page 17). These parameters are guaranteed by process monitoring.

29. High-side output turn-ON delay time measured from 50% of the rising IHS to 0.5 V of output OFF with  $R_L = 27 \Omega$  resistive load (see Figure 5, page 17).

30. High-side output turn-OFF delay time measured from 50% of the falling IHS to V<sub>PWR</sub>-2.0 V of the output OFF with R<sub>L</sub> = 27 Ω resistive load (see Figure 5, page <u>17</u>).

31. Low-side output rise and fall slew rates measured across a 5.0 Ω resistive load at low-side output = 10% to 90% (see Figure 6, page 17).

32. Low-side output turn-ON delay time measured from 50% of the rising ILS to 90% of V<sub>OUT</sub> with R<sub>L</sub> = 27  $\Omega$  resistive load (see Figure 6, page <u>17</u>).

33. Low-side output turn-OFF delay time measured from 50% of the falling ILS to 10% of V<sub>OUT</sub> with R<sub>L</sub> = 27 Ω resistive load (see <u>Figure 6</u>, page <u>17</u>). These parameters are guaranteed by process monitoring.

34. Propagation time of Short Fault Disable Report Delay measured from rising edge of  $\overline{CS}$  to output disabled, low-side = 5.0 V, and device configured for low-side output overcurrent latch-off using CLOCCR.

Characteristics noted under conditions 6.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  27 V, 4.5 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  150°C unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER OUTPUT TIMING (continued)	•				
Watchdog Timeout <sup>(35)</sup>	t <sub>WDTO</sub>	340	584	770	ms
Peak Current Limit Timer <sup>(36)</sup>	t <sub>PCT</sub>	40	70	100	ms
Direct Input Switching Frequency <sup>(37)</sup>	f <sub>PWM</sub>	_	125	-	Hz
SPI INTERFACE TIMING <sup>(38)</sup>			•	•	
Recommended Frequency of SPI Operation Normal Mode Extended Mode: V <sub>DD</sub> = 3.4 V; V <sub>PWR</sub> = 4.5 V, APNB Suffix Only	f <sub>SPI</sub>	-	_	3.0	MHz
Required Low State Duration for $\overline{\text{RST}}^{(39)}$		_	-	2.1	
Rising Edge of $\overline{CS}$ to Falling Edge of $\overline{CS}$ (Required Setup Time) <sup>(40)</sup>	t <sub>WRST</sub>	-	50	167 300	ns
Rising Edge of $\overline{\text{RST}}$ to Falling Edge of $\overline{\text{CS}}$ (Required Setup Time) <sup>(40)</sup>	t <sub>CS</sub>		-		ns
Falling Edge of CS to Rising Edge of SCLK (Required Setup Time) <sup>(40)</sup>	t <sub>ENBL</sub>	-	-	5.0	μS
Required High State Duration of SCLK (Required Setup Time) <sup>(40)</sup>	t <sub>LEAD</sub>	_	50	167	ns
	tWSCLKh	-	-	167	ns
Required Low State Duration of SCLK (Required Setup Time) <sup>(40)</sup>	twsclki	_	-	167	ns
Falling Edge of SCLK to Rising Edge of $\overline{\text{CS}}$ (Required Setup Time) <sup>(40)</sup>	t <sub>LAG</sub>	-	50	167	ns
SI to Falling Edge of SCLK (Required Setup Time) <sup>(40)</sup>	t <sub>SI(SU)</sub>	-	25	83	ns
Falling Edge of SCLK to SI (Required Hold Time) <sup>(40)</sup>	t <sub>SI(HOLD)</sub>	-	25	83	ns
SO Rise Time $C_L = 200 \text{ pF}$	t <sub>RSO</sub>	_	25	50	ns
SO Fall Time C <sub>L</sub> = 200 pF	t <sub>FSO</sub>	_	25	50	ns
SI, CS, SCLK, Incoming Signal Rise Time <sup>(41)</sup>	t <sub>RSI</sub>	_	_	50	ns
SI, CS, SCLK, Incoming Signal Fall Time <sup>(41)</sup>	t <sub>FSI</sub>	-	-	50	ns
Time from Falling Edge of $\overline{\text{CS}}$ to SO Low Impedance <sup>(42)</sup>	t <sub>SO(EN)</sub>	_	-	145	ns
Time from Rising Edge of $\overline{\text{CS}}$ to SO High Impedance <sup>(43)</sup>	t <sub>SO(DIS)</sub>	_	65	145	ns
Time from Rising Edge of SCLK to SO Data Valid $^{(44)}$ 0.2 $V_{DD} \leq$ SO $\geq$ 0.8 $V_{DD},C_L$ = 200 pF	t <sub>VALID</sub>	-	65	105	ns

Notes

35. Watchdog timeout delay is measured from the rising edge of WAKE or  $\overline{RST}$  from the sleep state to the HS[0:1] turn-ON with the outputs driven OFF and the FSI floating. The accuracy of t<sub>WDTO</sub> is maintained for all configured watchdog time-outs.

t<sub>PCT</sub> measured from the rising edge of CS to 90% of I<sub>LIMPKHS[x,x]</sub> when the peak current limit is enabled.

- 38. Symmetrical 50% duty cycle SCLK clock period of 333 ns.
- 39. RST low duration measured with outputs enabled and going to OFF or disabled condition.
- 40. Maximum setup time required for the 33888 is the minimum guaranteed time needed from the MCU.
- 41. Rise and fall time of incoming SI, CS, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
- 42. Time required for output status data to be available for use at SO. 1.0 k $\Omega$  pullup on CS.
- 43. Time required for output status data to be terminated at SO. 1.0 k $\Omega$  pullup on  $\overline{CS}$ .
- 44. Time required to obtain valid data out from SO following the rise of SCLK.

<sup>37.</sup> This frequency is a typical value. Maximum switching frequencies are dictated by the turn-ON delay, turn-OFF delay, output rise and fall times, and the maximum allowable junction temperature.

## TIMING DIAGRAMS




Figure 5. Output Slew Rates and Time Delays, High Side




Figure 6. Output Slew Rates and Time Delays, Low Side

# FUNCTIONAL DESCRIPTION

#### **INTRODUCTION**

This 33888 is a single-package combination of a power die with four discrete high-side MOSFETs and an integrated IC control die consisting of eight low-side drivers with appropriate control, protection, and diagnostic features. The high-side drivers are useful for both internal and external vehicle lighting applications as well as capable of driving inductive solenoid loads. The low-side drivers are capable of controlling low-current on/off type inductive loads, such as relays and solenoids as well as LED indicators and small lamps (see Figure 2, page 3). The device is useful in body

applications and systems. The 33888 is available in two packages: a power-

control, instrumentation, and other high-power switching

The 33888 is available in two packages: a powerenhanced 12 x 12 non-leaded Power QFN package with exposed tabs and a 64-lead Power QFP plastic package. Both packages are intended to be soldered directly onto the printed circuit board.

The 33888 differs from the 33888A as explained in <u>Table 1</u>, page <u>2</u>.

#### FUNCTIONAL PIN DESCRIPTION

## **FAULT STATUS (FS)**

This output pin is an open drain indication that goes active low when a fault mode is detected by the device. Specific device fault indication is given via the SO pin.

### POSITIVE POWER SUPPLY (VPWR)

These pin connects to the positive power supply and are the source input of operational power for the device.

#### LOW-SIDE OUTPUT (LS4, LS6, LS8, LS10)

Each low-side pin is one 0.6  $\Omega$  low-side output MOSFET drain, which pulls current through the connected loads. Each of the outputs is actively clamped at 53 V. These outputs are current and thermal overload protected. Maximum steady state current through each of these outputs is 500 mA.

#### **GROUND (GND)**

These pins serve as the ground for the source of the lowside output transistors as well as the logic portion of the device.

#### LOW-SIDE OUTPUT (LS5, LS7, LS9, LS11)

Each low-side pin is one  $0.6 \Omega$  low-side output MOSFET drain, which pulls current through the connected loads. Each of the outputs is actively clamped at 53 V. These outputs are current and thermal overload protected. Maximum steady state current through each of these outputs is 800 mA.

## DIGITAL DRAIN VOLTAGE (V<sub>DD</sub>)

This is an external input pin used to supply power to the SPI circuit.

#### **SERIAL OUTPUT (SO)**

This is an output pin connected to the SPI Serial Data Input pin of the MCU or to the SI pin of the next device in a daisy chain. This output will remain tri-stated unless the device is selected by a low CS pin. The output signal generated will have CMOS logic levels and the output data will transition on the rising edges of SCLK. The serial output data provides fault information for each output and is returned MSB first when the device is addressed. OD11 through OD0 are output fault bits for outputs 11 through 0, respectively.

## **CHIP SELECT (CS)**

This is an input pin connected to a chip select output of a microcontroller (MCU). This IC controls which device is addressed (selected) by pulling the CS pin of the desired device logic Low, enabling the SPI communication with the device, while other devices on the serial link keep their serial outputs tri-stated. This input has an internal active pullup and requires CMOS logic levels.

#### SERIAL CLOCK (SCLK)

This input pin is connected to the SCLK pin of the master MCU, which is a bit (shift) clock for the SPI port. It transitions one time per bit transferred at an operating frequency, fSPI, and is idle between command transfers. It is 50% duty cycle and has CMOS logic levels. This signal is used to shift data to and from the 33888.

#### SERIAL INPUT (SI)

This input pin is connected to the SPI Serial Data Output pin of the MCU from which it receives output command data. This input has an internal active pull-down and requires CMOS logic levels. The serial data transmitted on this line is a 16-bit control command sent MSB first, which controls the twelve output channels. Bits D3:D0 control the high-side outputs HS3:HS0, respectively. Bits D11:D4 control the lowside outputs LS11:LS4, respectively. The MUC will ensure that data is available on the falling edge of SCLK.

#### LOW-SIDE INPUT (ILS)

This input pin is used to directly control a number of the low-side devices as configured by SPI. This pin may or may not be activated depending on the configured state of the internal logic.

#### HIGH-SIDE INPUT (IHS3, IHS2, IHS0, IHS1)

Each high-side input pin is used to directly control only one designated high-side output. These inputs may or may not be activated depending on the configured state of the internal logic.

#### CURRENT SENSE (2-3, 0-1)

These pins deliver a metered amount of the high-side output current that can be used to generate signal ground referenced output voltages for use by the MCU. Each respective CSNS pin can be configured via SPI to deliver current from either of the two assigned outputs, or the currents could be the sum of the two. Current from HS0 and/ or HS1 are sensed via CSNS0-1. Current from HS2 and/or HS3 are sensed via CSNS2-3.

#### **HIGH SIDE OUTPUT (HS3, HS2)**

Each pin is the source of a 40 m $\Omega$  MOSFET high-side driver, which delivers current through the connected loads. These outputs can be controlled via SPI or using the IHS pins depending on the internal configuration. These outputs are current limited and thermally protected. During fail-safe mode, output HS2 will be turned on until the device is reinitialized and then immediately followed by normal operation.

#### **HIGH SIDE OUTPUT (HS1, HS0)**

Each pin is the source of a 10 m $\Omega$  MOSFET high-side driver, which delivers current through the connected loads. These outputs can be controlled via SPI or using the IHS pins depending on the internal configuration. These outputs are current limited and thermally protected. During fail-safe mode, output HS0 will be turned on until the device is re

initialized and then immediately followed by normal operation.

#### WAKE (WAKE)

This pin is used to input a logic [1] signal in order to enable the watchdog timer function. An internal clamp protects the pin from high voltages when current is limited with an external resistor. This input has a passive internal pulldown.

#### **RESET (RST)**

This input pin is used to initialize the device configuration and fault registers, as well as place the device in a low current standby mode. This pin also starts the watchdog timeout when transitioned from logic [0] to logic [1]. This pin should not be allowed to be at logic [1] until VDD is in regulation. This input has an internal passive pulldown.

#### FAIL-SAFE INPUT (FSI)

The Fail-Safe input pin level determines the state of the outputs after a watchdog timeout occurs. This pin has an internal pullup. If the FSI pin is left to float to a logic [1], then HS0 and HS2 will turn on when in the Fail-Safe state. If the FSI pin is tied to GND, the watchdog circuit and fail-safe operation will be disabled, thus allowing operation without a watchdog signal.

## WATCHDOG INPUT (WDIN)

This input pin is a CMOS logic level input that is used to monitor system operation. If the incoming watchdog signal does not transition within the normal watchdog timeout range, the device will operate in the Fail-Safe mode. This input has an active internal pulldown.

## FUNCTIONAL DEVICE OPERATION

#### **OPERATIONAL MODES**

#### WATCHDOG AND FAIL-SAFE OPERATION

The watchdog is enabled and a timeout is started when the WAKE or RST transitions from logic [0] to logic [1]. The WAKE input is capable of being pulled up to  $V_{PWR}$  with a series limiting resistance that limits the internal clamp current. The timeout is a multiple of an internal oscillator. As long as the WDIN pin or the WD bit (D15) of an incoming SPI message is toggled within the minimum watchdog timeout, WDTO (or a divided value configured during a WDCSCR message), then the device will operate normally. If the watchdog timeout occurs before the WD bit or the WDIN pin is toggled, then the device will revert to a Fail-Safe mode until the device is re initialized (if the FSI pin is left disconnected).

During Fail-Safe mode, all outputs will be OFF except for HS0 and HS2, which will be driven ON regardless of the state of the various direct inputs and modes (<u>Table 7</u>). The device can be brought out of the Fail-Safe mode by transitioning the WAKE and RST pins from logic [1] to logic [0]. In the event the WAKE pin was not transitioned to a logic [1] during normal operation and the watchdog times out, then the device can be brought out of fail-safe by bringing the RST to a logic [0]. If the FSI pin is tied to GND, then the watchdog, and therefore fail-safe operation, will be disabled.

#### **DEFAULT MODE**

The default mode describes the state of the device after first applying  $V_{PWR}$  voltage or a reset transition from logic [0] to logic [1] prior to SPI communication. In the default mode, all outputs will be off (assuming that the direct inputs ILS and IHS[0:3] and the WAKE pin are at logic [0]). All of the specific pin functions will operate as though all of the addressable configuration register bits were set to logic [0]. This means, for example, that all of the low-side outputs will be controllable by the ILS pin, and that all high-side outputs will be controllable via their respective IHS pins. During the default mode, all high-side drivers will default with open load detection enabled. All low-side drivers will default with open load detection disabled. This mode allows limited control of the 33888 with the direct inputs in the absence of an SPI.

Returning the device to the default state after a period of normal operation, followed by the removal of the V<sub>PWR</sub> voltage, requires that the RST input be held at a logic [0] state until V<sub>PWR</sub> falls to a level below 2.0 V. If the RST and V<sub>DD</sub> input levels are normal, then failure to allow V<sub>PWR</sub> to fall below 2.0 V will result in an internal bias circuit clamping the V<sub>PWR</sub> pin to approximately 3.5 V. Once V<sub>PWR</sub> falls below 2.0 V, the RST can be returned to 5.0 V without re-enabling the bias circuit.

WAKE	RS T	WDTO	HS0	HS2	LS[4:11], HS[1,3]	Comments
0	0	х	OF F	OF F	OFF	Device in Sleep mode.
1	0	NO	OF F	OF F	OFF	All outputs are OFF. When RST transitions to logic [1], device is in default.
1	0	YES	ON	ON	OFF	Fail-Safe mode. Device reset into Default mode by transitioning WAKE to logic [0].
0	1	NO	S	S	S	Device in Normal operating mode.
0	1	YES	ON	ON	OFF	Fail-Safe mode. Device reset into Default mode by transitioning RST to logic [0].
1	1	NO	S	S	S	Device in Normal operating mode.
1	1	YES	ON	ON	OFF	Fail-Safe mode. Device reset into Default mode by transitioning RST and WAKE to logic [0].

 Table 7. Fail-Safe Operation and Transitions to Other

 33888 Modes

Assumptions: Normal operating voltage and junction temperatures, FSI pin floating.

x=Don't care.

S=State determined by SPI and/or direct input configurations.

#### FAULT LOGIC REQUIREMENTS

The 33888 indicates all of the following faults as they occur:

- Overtemperature Fault
- Overvoltage Fault
- Open Load Fault
- Overcurrent Fault

With the exception of the overvoltage, these faults are output specific. The overvoltage fault is a global fault. The overcurrent fault is only reported for the low-side outputs.

The 33888 low-side outputs incorporate an internal fault filter,  $t_{DLY(\overline{FS})}$ . The fault timer filters noise and switching transients for overcurrent faults when the output is ON and open load faults when the output is OFF. All faults are latched and indicated by a logic [1] for each output in the 33888 status word (<u>Table 10</u>, page <u>25</u>). If the fault is removed, the status bit for the faulted output will be cleared by a rising edge on  $\overline{CS}$ .

The  $\overline{FS}$  pin is driven to a logic [0] when a fault exists on any of the outputs.  $\overline{FS}$  provides real time monitoring of the overvoltage fault. For the high-side outputs,  $\overline{FS}$  provides real time monitoring of the open load and overtemperature. For the low-side outputs, the  $\overline{FS}$  is latched to a logic [0] for open load, overtemperature, and overcurrent faults. The latch is cleared by toggling the state of the faulted output or by bringing RST low.

#### **OVERTEMPERATURE FAULT**

The 33888 incorporates overtemperature detection and shutdown circuitry into each individual output structure. Overtemperature detection occurs when an output is in the ON state. When an output is shut down due to an overtemperature condition, no other output is affected. The output experiencing the fault is shut down to protect itself from damage. A fault bit is loaded into the status register if the overtemperature condition is removed, and the fault bit is cleared upon the rising edge of  $\overline{CS}$ .

For the low-side outputs, the faulted output is latched OFF during an overtemperature condition. If the temperature falls below the recovery level,  $T_{LIM(HYS)}$ , then the output can be turned back ON only after the output has first been commanded OFF either through the SPI or the ILS, depending on the logic configuration.

For the high-side output(s), an overtemperature condition will result in the output(s) turning OFF until the temperature falls below the  $T_{LIM(HYS)}$ . This cycle will continue indefinitely until action is taken by the MCU to shut the output(s) OFF.

#### **OVERVOLTAGE FAULT**

The 33888 shuts down all outputs during an overvoltage condition on the V<sub>PWR</sub> pin. The outputs remain in the OFF state until the overvoltage condition is removed. Fault status for all outputs is latched into the status register. Following an overvoltage condition, the next write cycle sent by the SO pin of the 33888 is logic [1] on OD11:OD0, indicating all outputs have shut down. If the overvoltage condition is removed, the status register can be cleared by a rising edge on  $\overline{CS}$ .

#### **OPEN LOAD FAULT**

The 33888 incorporates open load detection circuitry on every output. A high-side or low-side output open load fault is detected and reported as a fault condition when the corresponding output is disabled (OFF) if it was configured for open load detection by setting the appropriate bit to logic [0] (HS3:HS0) or logic [1] (LS11:LS4) in the OLFCR register (see Figure 7).

The high-side open load fault is detected and latched into the status register after the internal gate voltage is pulled low enough to turn off the output. If the open load fault is removed or if the faulted output is commanded ON, the status register can be cleared by a rising edge on CS. Note that the device default state will enable the high-side open load detection and disable the low-side open load detection circuits, respectively.

It is recommended to disable the open load detection circuitry (OL bit sets to logic [1]) in case of a permanent open load fault condition.




Figure 7. Low-Side Output OFF Open Load Detection

# OVERCURRENT FAULT REQUIREMENTS: LOW-SIDE OUTPUT

An overcurrent condition is defined as any current value greater than  $I_{LIM}$  (500 mA minimum value for LS5, LS7, LS9, LS11, and 800 mA minimum value for LS4, LS6, LS8, LS10). The status of the corresponding bit in the CLOCCR register determines whether a specific output shuts down or continues to operate in an analog current limited mode until either the overcurrent condition is removed or the thermal shutdown limit is reached (Figure 10, page 27). If the overcurrent shutdown mode is disabled, the fault reporting is disabled as well.

For the low-side output of interest, if a D11:D4 bit was set to a logic [1] in the OLCR register, the overcurrent protection shutdown circuitry will be enabled for that output. When a low-side output is commanded ON either from the SPI or the ILS pin, the drain of the low-side driver will be monitored for a voltage greater than the fault detection threshold (3.0 V typical). If the drain voltage exceeds this threshold, a timer will start and the output will be turned off and a fault latched in the status register after the timeout expires. The faulted output can be retried only by commanding the output OFF and back ON either through the SPI or the ILS pin, depending on the logic configuration. If the fault is gone, the retried output will return to normal operation and the status register can be cleared on a rising edge of  $\overline{CS}$ . If the fault remains, the retried output will latch off after the fault timer expires and the fault bit will remain set in the status register.

For the low-side output of interest, if a D11:D4 bit was set to a logic [0] in the OLCR register, the output experiencing an overcurrent condition is not disabled until an overtemperature fault threshold has been reached. The specific output goes into an analog current limit mode of operation,  $I_{LIM}$ . The 33888 uses overtemperature shutdown to protect all outputs in this mode of operation. If the overcurrent condition is removed before the output has reached its overtemperature limit, the output will function as if no fault has occurred.

Note that each pair of low-side drivers, LS4:LS5, LS6:LS7, LS8:LS9, and LS10:LS11, consists of a 500 mA and a 800 mA output. Each pair of outputs shares ground bond wires. The bond wires are not rated to handle both outputs in current limit mode simultaneously.

#### OVERCURRENT FAULT REQUIREMENTS: HIGH-SIDE OUTPUT

For the high-side output of interest, the output current is limited to one of four levels depending on the type of high-side output, the amount of time that has elapsed since the output was switched on, and the state of the CLOCCR register. Assuming that bits D3:D0 of the CLOCCR register are at logic [0], the current limit levels of the outputs will be initially at their peak levels as specified by the  $I_{LIM(PK)HS[0:3]}$ . After the high-side output is switched on, the peak current timer starts. After a period of time  $t_{PCT}$ , the current limit level changes to the sustain levels  $I_{LIMSUSHS[x,x]}$ .

For the high-side output of interest, if a D3:D0 bit of the CLOCCR is at logic [1], then the assigned output will only current limit at the sustain level specified by  $I_{LIMSUSHS[x,x]}$ .

Current is limited until the overtemperature circuitry shuts OFF the device. The device turns ON automatically when the temperature fails below the  $T_{LIM(HYS)}$ . This cycle continues indefinitely until action is taken by the master to shut the output(s) OFF.

## LOGIC COMMANDS AND REGISTERS

#### SPI INTERFACE AND PROTOCOL DESCRIPTION

The SPI interface has full duplex, three-wire synchronous data transfer and has four I/O lines associated with it: Serial Clock (SCLK), Serial Input (SI), Serial Output (SO), and Chip Select  $(\overline{CS})$ .

The SI/SO pins of the 33888 follow a first-in first-out (D15/ D0) protocol with both input and output words transferring the most significant bit first. All inputs are compatible with 5.0 V CMOS logic levels. During SPI output control, a logic [0] in a message word will result in the designated output being turned off. Similarly, a logic [1] will turn on a corresponding output.

The SPI lines perform the following functions:

#### Serial Clock (SCLK)

The SCLK pin clocks the internal shift registers of the 33888. The serial input (SI) pin accepts data into the input shift register on the falling edge of the SCLK signal while the serial output pin (SO) shifts data information out of the SO line driver on the rising edge of the SCLK signal. It is important that the SCLK pin be in a logic [0] state whenever the chip select ( $\overline{CS}$ ) makes any transition. For this reason, it is recommended that the SCLK pin be kept in a logic [0] state as long as the device is not accessed ( $\overline{CS}$  in logic [1] state). SCLK has an active internal pulldown, I<sub>DWN</sub>. When  $\overline{CS}$  is logic [1], signals at the SCLK and SI pins are ignored and SO is tri-stated (high impedance). (See Figures 8 and 9 on page 23.)

#### Serial Interface (SI)

This is a serial interface (SI) command data input pin. Each SI bit is read on the falling edge of SCLK. A 16-bit stream of serial data is required on the SI pin, starting with D15 to D0. The 12 outputs of the 33888 are configured and controlled using the 3-bit addressing scheme and the 12 assigned data bits designed into the 33888. SI has an active internal pulldown, I<sub>DWN</sub>.

#### Serial Output (SO)


The SO data pin is a tri-stateable output from the shift register. The SO pin remains in a high-impedance state until the  $\overline{CS}$  pin is put into a logic [0] state. The SO data report the status of the outputs as well as provide the capability to reflect the state of the direct inputs. The SO pin changes states on the rising edge of SCLK and reads out on the falling edge of SCLK. When an output is ON or OFF and not faulted, the corresponding SO bit, OD11:OD0, is a logic [0]. If the output is faulted, the corresponding SO state is a logic [1]. SO OD14:OD12 reflect the state of six various inputs (three at a time) depending upon the reported state of the previously written watchdog bit OD15.

## Chip Select (CS)

The  $\overline{CS}$  pin enables communication with the master microcontroller (MCU). When this pin is in a logic [0] state, the 33888 is capable of transferring information to and receiving information from the MCU. The 33888 latches in data from the input shift registers to the addressed registers on the rising edge of  $\overline{CS}$ . The 33888 transfers status information from the power outputs to the shift registers on the falling edge of  $\overline{CS}$ . The output driver on the SO pin is enabled when  $\overline{CS}$  is logic [0].  $\overline{CS}$  is only transitioned from a logic [1] state to a logic [0] state when SCLK is a logic [0].  $\overline{CS}$ has an active internal pullup,  $I_{UP}$ .


The 33888 is capable of communicating directly with the MCU via the 16-bit SPI protocol as described in the next section.

22



ates 1. RST is in a logic [1] state during the above operation.
D15:D0 relate to the most recent ordered entry of program data into the 33888.
OD15:OD0 relate to the first 16 bits of ordered fault and status data out of the 33888.

Figure 8. Single 16-Bit Word SPI Communication



Notes 1.  $\overline{RST}$  is a logic [1] state during the above operation.

2. D15:D0 relate to the most recent ordered entry of program data into the 33888.

3. D15\*:D0\* relate to the first 16 bits of ordered entry data out of the 33888.

4. OD15:OD0 relate to the first 16 bits of ordered fault and status data out of the 33888.

Figure 9. Multiple 16-Bit Word SPI Communication

#### SERIAL INPUT COMMUNICATION

SPI communication is accomplished using 16-bit messages. A message is transmitted by the MCU starting with the MSB, D15, and ending with the LSB, D0 (refer to Table 8, page 23). Each incoming command message on the SI pin can be interpreted using the following bit assignments: the first twelve LSBs, D11:D0, control each of the twelve outputs; the next three bits, D14:D12, determine the command mode; and the MSB, D15, is the watchdog bit.

Multiple messages can be transmitted in succession to accommodate those applications where daisy chaining is desirable or to confirm transmitted data, as long as the messages are all multiples of 16 bits. Any attempt made to latch in a message that is not 16 bits will be ignored. The 33888 has six registers that are used to configure the device and control the state of the four high-side and eight low-side outputs (<u>Table 9</u>, page <u>24</u>). The registers are addressed via D14:D12 of the incoming SPI word (<u>Table 8</u>, page <u>23</u>).

Table 8.	SI Message	<b>Bit Assignment</b>
----------	------------	-----------------------

Bit Sig	SI Msg Bit	Message Bit Description
MSB	D15	Watchdog in: toggled to satisfy watchdog requirements.
	D14:12	Register address bits.
	D11	Used to configure Low-Side Output LS11.
	D10	Used to configure Low-Side Output LS10.

Table 8. SI Message Bit Assignment (continued)

D9	Used to configure Low-Side Output LS9.
D8	Used to configure Low-Side Output LS8.
D7	Used to configure Low-Side Output LS7.
D6	Used to configure Low-Side Output LS6.

#### Table 8. SI Message Bit Assignment (continued)

Bit Sig	SI Msg Bit	Message Bit Description
	D5	Used to configure Low-Side Output LS5 (Watchdog timeout MSB during WDCSCR configuration).
	D4	Used to configure Low-Side Output LS4 (Watchdog timeout LSB during WDCSCR configuration).
	D3	Used to configure High-Side Output HS3.
	D2	Used to configure High-Side Output HS2.
	D1	Used to configure High-Side Output HS1.
LSB	D0	Used to configure High-Side Output HS0.

Table 9. Serial Input Address and Configuration Bit Map

SI	WD	A	ddres	s	Low-Side							High-Side				
Register	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
SOCR	х	0	0	0	LS11	LS10	LS9	LS8	LS7	LS6	LS5	LS4	HS3	HS2	HS1	HS0
DICR	х	1	0	0	PWB11	PWB10	PWB9	PWB8	PWB7	PWB6	PWB5	PWB4	PWB3	PWB2	PWB1	PWB0
LFCR	х	0	1	0	A/ OB11	A/ OB10	A/OB9	A/OB8	A/OB7	A/OB6	A/OB5	A/OB4	A/OB3	A/OB2	A/OB1	A/OB0
WDCSCR	х	1	1	0	NA	NA	NA	NA	NA	NA	WDH	WDL	CS3	CS2	CS1	CS0
OLCR	х	0	0	1	OL11	OL10	OL9	OL8	OL7	OL6	OL5	OL4	OLB3	OLB2	OLB1	OLB0
CLOCCR	х	1	0	1	OC11	OC10	OC9	OC8	OC7	OC6	OC5	OC4	ILIM3	ILIM2	ILIM1	ILIM0
NOT USED	х	0	1	1	-	_	_	-	_	_	-	_	-	-	-	-
TEST	х	1	1	1	_	_	-	_	-	-	_	-	ILIMPK	WD	ILIM	ОТ

x=Don't care.

NA=Not applicable.

#### LOGIC COMMANDS AND REGISTERS

#### DEVICE REGISTER ADDRESSING

The following section describes the possible register addresses and their impact on device operation.

#### Address 000—SPI Output Control Register (SOCR)

The SOCR register allows the MCU to control the outputs via the SPI. Incoming message bits D3:D0 reflect the desired states of high-side outputs HS3:HS0. Message bits D11:D4 reflect the desired state of low-side outputs LS11:LS4, respectively.

#### Address 100—Direct Input Control Register (DICR)

The DICR register is used by the MCU to enable direct input control of the outputs. For the outputs, a logic [0] on bits D11:D0 will enable the corresponding output for direct control. A logic [1] on a D11:D0 bit will disable the output from direct control.

#### Address 010—Logic Function Control Register (LFCR)

The LFCR register is used by the MCU to configure the relationship between SOCR bits D11: D0 and the direct inputs IHS[0:3] and ILS. While addressing this register (if the direct inputs were enabled for direct control with the DICR), a logic [1] on any or all of the D3:D0 bits will result in a Boolean AND of the IHS[0:3] pin(s) with its (their) corresponding D3:D0 message bit(s) when addressing the SOCR. A logic [1] on any or all of the D11:D4 bits will result in a Boolean AND of the ILS and the corresponding D11:D4 message bits when addressing the SOCR. Similarly, a logic [0] on the D3:D0 bits will result in a Boolean OR of the IHS[0:3] pin(s) with their corresponding message bits when addressing the SOCR. Similarly, a logic [0] on the D3:D0 bits will result in a Boolean OR of the IHS[0:3] pin(s) with their corresponding message bits when addressing the SOCR register, and the ILS will be Boolean OR'd with message bits D11:D4 when addressing the SOCR register (if ILS is enabled).

# Address 110—Watchdog and Current Sense Configuration Register (WDCSCR)

The WDCSCR register is used by the MCU to configure the watchdog timeout and the CSNS0-1 and CSNS2-3 pins. The watchdog timeout is configured using bits D4 and D5. The state of D4 and D5 determine the divided value of the WDTO. For example, if D5 and D4 are logic [0] and logic [0], respectively, then the WDTO will be in the default state as specified in <u>Table 9</u>, page <u>24</u>. A D5 and a D4 of logic [0] and logic [1] will result in a watchdog timeout of WDTO  $\div$  2. Similarly, a D5 and a D4 of logic [1] and logic [0] result in a watchdog timeout of WDTO  $\div$  4, and a D5 and a D4 of logic [1] and logic [1] result in a watchdog timeout of WDTO  $\div$  8. Note that when D5 and D4 bits are programmed for the desired watchdog timeout period, the WD bit (D15) should be toggled as well to ensure that the new timeout period is programmed at the beginning of a new count sequence.

CSNS0-1 is the current sense output for the HS0 and HS1 outputs. Similarly, the CSNS2-3 pin is the current sense output for the HS2 and HS3 outputs. In this mode, a logic [1] on any or all of the message bits that control the high-side outputs will result in the sensed current from the corresponding output being directed out of the appropriate CSNS output. For example, if D1 and D0 are both logic [1], then the sensed current from HS0 and HS1 will be summed into the CSNS0-1. If D2 is logic [1] and D3 is logic [0], then only the sensed current from HS2 will be directed out of CSNS2-3.

# Address 001—Open Load Configuration Register (OLCR)

The OLCR register allows the MCU to configure each of the outputs for open load fault detection. While in this mode, a logic [1] on any of the D3:D0 message bits will disable the corresponding outputs' circuitry that allows the device to detect open load faults while the output is OFF. For the lowside drivers, a logic [1] on any of the D11:D4 bits will enable the open load detection circuitry. This feature allows the MCU to minimize load current in some applications and may be useful to diagnose output shorts to battery (for HS).

# Address 101—Current Limit Overcurrent Configuration Register (CLOCCR)

The CLOCCR register allows the MCU to individually override the peak current limit levels for each of the high-side outputs. A logic [1] on any or all of the D3:D0 bit(s) results in the corresponding HS3:HS0 output pins to current limit at the sustain current limit level. This register also allows the MCU to enable or disable the overcurrent shutdown of the low-side output pins. A logic [1] on any or all of the D11:D4 message bit(s) will result in the corresponding LS11:LS4 pins latching off if the current exceeds  $I_{LIM}$  after a timeout of  $t_{DLY(\overline{FS})}$ .

#### Address 011-Not Used

Not currently used.

#### Address 111—TEST

The TEST register is reserved for test and is not accessible via SPI during normal operation.

# SERIAL OUTPUT COMMUNICATION (DEVICE STATUS RETURN DATA)

When the  $\overline{\text{CS}}$  pin is pulled low, the output status register for each output is loaded into the output register and the fault data is clocked out MSB (OD15) first as the new message data is clocked into the SI pin.

OD15 reflects the state of the watchdog bit (D15) that was addressed during the prior SOCR communication (refer to <u>Table 10</u>, page <u>25</u>). If bit OD15 is logic [0], then the three MSBs OD14:OD12 will reflect the logic states of the IHS0, IHS1, and FSI pins, respectively. If bit OD15 is logic [1], then the same three MSB bits will reflect the logic states of the IHS2, IHS3, and WAKE pins. The next twelve bits clocked out of SO following a low transition of the  $\overline{CS}$  pin (OD11:OD0) will reflect the state of each output, with a logic [1] in any of the bits indicating that the respective output experienced a fault condition prior to the  $\overline{CS}$  transition. Any bits clocked out of the SO pin after the first 16 will be representative of the initial message bits that were clocked into the SI pin since the  $\overline{CS}$  pin first transitioned to a logic [0]. This feature is useful for daisy chaining devices as well as message verification.

Following a  $\overline{CS}$  transition logic [0] to logic [1], the device determines if the message was of a valid length (a valid message length is one that is a multiple of 16 bits) and if so, latches the data into the appropriate registers. At this time, the SO pin is tri-stated and the fault status register is now able to accept new fault status information.

#### Table 10. Serial Output Bit Assignment

Bit Sig	SO Msg Bit	Message Bit Description
MS B	OD15	Reflects the state of the Watchdog bit from the previously clocked-in message.
	OD14	If OD15 is logic [0], then this bit will reflect the state of the direct input IHS0. If OD15 is logic [1], then this bit will reflect the state of IHS2.
	OD13	If OD15 is logic [0], then this bit will reflect the state of the direct input IHS1. If OD15 is logic [1], then this bit will reflect the state of IHS3.
	OD12	If OD15 is logic [0], then this bit will reflect the state of the input FSI. If OD15 is logic [1], then this bit will reflect the state of the input WAKE.
	OD11	Reports the absence or presence of a fault on LS11.
	OD10	Reports the absence or presence of a fault on LS10.
	OD9	Reports the absence or presence of a fault on LS9.
	OD8	Reports the absence or presence of a fault on LS8.
	OD7	Reports the absence or presence of a fault on LS7.
	OD6	Reports the absence or presence of a fault on LS6.

33888

#### Table 10. Serial Output Bit Assignment (continued)

-					
	OD5	Reports the absence or presence of a fault on LS5.			
	OD4	Reports the absence or presence of a fault on LS4.			
	OD3	OD3 Reports the absence or presence of a fault on H			
	OD2	Reports the absence or presence of a fault on HS2.			
	OD1	Reports the absence or presence of a fault on HS1.			
LSB	OD0	Reports the absence or presence of a fault on HS0.			
LSB	OD0	Reports the absence or presence of a fault on HS0.			

The MC33888 device reports the occurrence of the following faults via the output dedicated bits clocked out of the SO pin:

- Over voltage
- Open Load
- Over temperature

In the event of an occurrence of faults, the bits clocked out of the device will indicate the presence of a fault with a logic [1] on the output dedicated bit, prior to and since the last SPI communication, or at the time of the CSB pin going to logic [0]. Each type of fault can be differentiated from the others as follows:

#### **OVER VOLTAGE**

An over voltage occurrence can be inferred if all twelve bits representing each of the outputs are logic [1] at the same time.

## OPEN LOAD

An open load condition is only detected when the output is off and the open load detection for the output of concern is enabled. The first SPI read after the output is commanded on will clear the fault bit for this output.

#### **OVER TEMPERATURE**

An over temperature condition is indicated and latched into the fault register if the output is on and the indicating output experienced an over temperature event since the last SPI write. Each output has a dedicated temperature sensor. The high side drivers will turn off after the over temperature shutdown level is reached until the temperature falls below the specified hysteresis level and then will turn back on automatically, unless the output has been commanded off. In either case, a fault indication for the faulted output will be present for the next SPI read.

#### **CURRENT LIMIT**

An output which current limits will not indicate a fault unless the limitation results in enough power dissipation to increase the temperature of the limiting transistor to its over temperature shutdown level.

Each of these faults are indicated real time by the FLTB pin, which could be used as an initial indication of the presence of a fault within the device. Determining the actual faulted output would requires an analysis of the fault bits provided by the device via the SO pin.

Note that the very first SPI read after the battery falls below 6V may not be correct, if the VDD remained in specification and a reset was not generated by the MCU.

#### **PROTECTION AND DIAGNOSTIC FEATURES**

#### **REVERSE BATTERY REQUIREMENTS**

The low-side and high-side outputs survive the application of reverse battery as low as -16 V.

#### **GROUND DISCONNECT PROTECTION**

In the event that the 33888 ground is disconnected from load ground, the device protects itself and safely turns OFF the outputs, regardless of the state of the output at the time of disconnection.




Figure 10. Low-Side Short Circuit Detection and Analog Current Limit

#### UNDERVOLTAGE SHUTDOWN REQUIREMENTS

All outputs turn off at some battery voltage below 6.0 V; For the A version, the low side shutdown at a lower value,  $V_{PWRUV}$ . however, as long as the level stays above 5.0 V, the internal logic states within the device are designed to be sustained. This ensures that when the battery level then rises above 6.0 V, the device will return to the state that it was in prior to the excursion between 5.0 V and 6.0 V (assuming that there was no SPI communication or direct input changes during the event). If the battery voltage falls to a level below 5.0 V, then the internal logic is re initialized and the device is then in the default state upon the return of levels in excess of 6.0 V.

#### **OUTPUT VOLTAGE CLAMPING**

Each output has an internal clamp to provide protection and dissipate the energy stored in inductive loads. Each clamp independently limits the drain-to-source voltage to the range specified in the Power Outputs section of Table <u>5.</u> <u>Static Electrical Characteristics</u> beginning on page <u>10</u>. Also see <u>Figure 11</u>. If the VPWR supply is disconnected, no issue exists for resistive or capacitive loads, but additional protection circuitry is required for the device to support a battery disconnect for an inductive load connected to HS pins.




Figure 11. Low-Side Output Voltage Clamping

## **TYPICAL APPLICATIONS**

Figure 12 shows a typical lighting application for the 33888. 55W bulb driven with 10 milliohm outputs, and 21W plus 5W lamps with 40 milliohm outputs.






Figure 12. 33888 Typical Application Diagram

An excel tool has been created to calculate the dissipated power and the junction temperature knowing the application conditions in steady state, as shown in Figure 13.

The parameters to enter concern the loads (bulbs only considered) and the board. They are VPWR, loads (in Watts),

PWM frequency, ambient temperature and thermal impedance. The calculations are done with a  $R_{DS(ON)}$  at an estimated junction temperature. The current is also considered constant in the loads.





Automotive lamps do not tolerate high voltages very well. Tests of a few lamps indicated that failures can occur when 18V is applied for a few seconds. Consequently, PWM switching allows to reduce the effective RMS voltage in order to drive bulbs safety. The "Vbatt PWM" threshold determines the transition between the fully-on and PWMing modes.

For example, to maintain the power dissipation associated with a 13V battery at 100% duty cycle, the duty cycle would be adjusted to  $(13/18)^2$ , or 52%, when the battery is at 18V.

The loads must be chosen in order to guarantee the device normal operating condition as junction temperature from -40 to 150 °C. In case of permanent current limitation conditions,

the duration and number of activation cycles must be limited with a dedicated MCU fault management using the fault reporting through SPI.

#### SHAFFNER TESTS

The MC33888 device is protected in case of positive and negative transients on VPWR and the output lines (HS[0:3] and LS[4:11]) per ISO 7637-2 standard.

The following characterization has been done without decoupling capacitors and for HS1 resistive load= $2.5\Omega$  and HS3 resistive load= $3\Omega$ .

Pulses on VPWR	HS1 & 3 ON state loaded	HS1 & 3 ON state open load	HS1 & 3 OFF state loaded	HS1 & 3 OFF state open load
Pulse 1 Ri = $10\Omega$ 5000 occurrences	PASS: -100V	PASS : -40V, FAIL : -50V	PASS: -100V	PASS : -40V, FAIL: -50V
Pulse 2a Ri = $2\Omega$ 5000 occurrences	PASS: +50V	PASS: +42V , FAIL: +50V	PASS: +50V	PASS: +50V
Pulse 3a Ri = $50\Omega$ Duration 1 hour	PASS: -150V	PASS: -150V	PASS: -150V	PASS: -150V
Pulse 3b Ri = $50\Omega$ Duration: 1 hour	PASS: +100V	PASS: +100V	PASS: +100V	PASS: +100V
Pulse 5a Ri = $2\Omega$ (Load dump) 50 pulses	PASS: +42V	PASS: +42V	PASS: +42V	PASS: +42V
Pulse 5b Ri = $2\Omega$ (Load dump) 50 pulses	PASS: +42V	PASS: +42V	PASS: +42V	PASS: +42V

Table 12.	Rating of Fast Transient Pulses on VPWR

Test Pulse	Test Level	Rate	Nb of pulses or test time	Comment
1	-100V	D	5000 for each config	Failure in case of openload condition
1	-40V	А	5000 for each config	/
2A	+50V	D	5000 for each config	Failure in case of openload condition for high-side 'on'
2A	+42V	А	5000 for each config	/
3A	-150V	А	1h for each config	/
3B	+100V	А	1h for each config	/
5A	+42V	А	50 for each config	When outputs are on, the load dump reset it
5B	+42v Clamped	A	50 for each config	When outputs are on, the load dump reset it

Rate signification:

A: Device fully operational after test without any degradation.

B: One or more function is (are) unavailable during the test and good after

C: One or more function is (are) unavailable during the test and after it.

D: Device's damaged.

Pulse on one output while others are open:

#### Table 13. Results of Fast Transient Pulses on HS1 and HS3

Pulse on high-side output	HS1	HS3	
Pulse 1 Ri = $10\Omega$ , 5000 occurrences	PASS: -100 V	PASS: -100 V	

#### Table 14. Results of Fast Transient Pulses on LS4 and LS5

Pulse on low-side output	LS4	LS5
Pulse 2a Ri = $2\Omega$ , 5000 occurrences	PASS: +50 V	PASS: +50 V

#### Table 15. Rating of Fast Transient Pulses on HS1, HS3, LS4, and LS5

Test pulse	Test Level	Rate	Nb of pulses or test time	Comment
1	-100V	А	5000 for each config	/
2A	+50V	А	5000 for each config	/

Rate signification:

A: Device fully operational after test without any degradation.

B: One or more function is (are) unavailable during the test and good after


C: One or more function is (are) unavailable during the test and after it.

D: Device's damaged.


# PACKAGING

## **PACKAGE DIMENSIONS**

For the most current package revision, visit <u>www.freescale.com</u> and perform a keyword search using the "98A" listed below.




PNB SUFFIX APNB SUFFIX 36-PIN NON-LEADED PACKAGE 98ARL10544D ISSUE E



#### VIEW M-M


© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: POWER QUAD FLAT		DOCUMENT NO	): 98ARL10544D	REV: E
NON-LEADED PACKAGE (F			14 MAR 2005	
36 TERMINAL, 0.8 PITCH(1	STANDARD: NO	N-JEDEC		

PNB SUFFIX APNB SUFFIX 36-PIN NON-LEADED PACKAGE 98ARL10544D ISSUE E



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:	DOCUMENT N	O: 98ARH99043A	REV: D
64 LEAD POWER OEP	CASE NUMBE	R: 1315–03	23 MAY 2005
	STANDARD: J	EDEC MO-188	

FB SUFFIX 64-PIN PLASTIC PACKAGE 98ARH99043A ISSUE D



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLIN	E PRINT VERSION	NOT TO SCALE
TITLE:	DOCUMEN	T NO: 98ARH99043A	REV: D
64 LEAD POWER OEP	CASE NU	MBER: 1315-03	23 MAY 2005
	STANDAR	D: JEDEC MO-188	

FB SUFFIX 64-PIN PLASTIC PACKAGE 98ARH99043A ISSUE D

# ADDITIONAL DOCUMENTATION

#### THERMAL ADDENDUM (REV 2.0)

#### Introduction

This thermal addendum is provided as a supplement to the MC33888 technical datasheet. The addendum provides thermal performance information that may be critical in the design and development of system applications. All electrical, application, and packaging information is provided in the datasheet.


#### **Packaging and Thermal Considerations**

This package is a dual die package. There are two heat sources in the package independently heating with P<sub>1</sub> and P<sub>2</sub>. This results in two junction temperatures,  $T_{J1}$  and  $T_{J2}$ , and a thermal resistance matrix with  $R\theta_{JAmn}$ .

For m, n = 1,  $R\theta_{JA11}$  is the thermal resistance from Junction 1 to the reference temperature while only heat source 1 is heating with P<sub>1</sub>.

For m = 1, n = 2,  $R\theta_{JA12}$  is the thermal resistance from Junction 1 to the reference temperature while heat source 2 is heating with P<sub>2</sub>. This applies to  $R\theta_{J21}$  and  $R\theta_{J22}$  respectively.

$$\begin{cases} T_{J1} \\ T_{J2} \end{cases} = \begin{bmatrix} R_{\theta JA11} & R_{\theta JA12} \\ R_{\theta JA21} & R_{\theta JA22} \end{bmatrix} \cdot \begin{cases} P_1 \\ P_2 \end{cases}$$



The stated values are solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment. Stated values were obtained by measurement and simulation according to the standards listed below.


#### Standards

Thermal	1 = Power Chip, 2 = Logic Chip [°C/W]				
Resistance	<i>m</i> = 1, <i>n</i> = 1	<i>m</i> = 1, <i>n</i> = 2 <i>m</i> = 2, <i>n</i> = 1	m = 2, n = 2		
$P_{\theta JAmn}^{(1), (2)}$	19	18	20		
$P_{\theta JAmn}^{(1), (2)}$	6.0	5.0	6.0		
$P_{\theta JAmn}^{(1), (2)}$	37	36	37		
$P_{\theta JAmn}^{(1), (2)}$	<1	0	1		

Table 16. Thermal Performance Comparison

Notes

- 1. Per JEDEC JESD51-2 at natural convection, still air condition.
- 2. 2s2p thermal test board per JEDEC JESD51-7and JESD51-5.
- 3. Per JEDEC JESD51-8, with the board temperature on the center trace near the power outputs.
- 4. Single layer thermal test board per JEDEC JESD51-3 and JESD51-5.
- 5. Thermal resistance between the die junction and the exposed pad, "infinite" heat sink attached to exposed pad.



Note: Recommended via diameter is 0.5 mm. PTH (plated through hole) via must be plugged / filled with epoxy or solder mask in order to minimize void formation and to avoid any solder wicking into the via.

Figure 14. Surface Mount for Power PQFN with Exposed Pads




Figure 15. Thermal Test Board

#### **Device on Thermal Test Board**

Material:	Single layer printed circuit board FR4, 1.6 mm thickness Cu traces, 0.07 mm thickness
Outline:	80 mm x 100 mm board area, including edge connector for thermal testing
Area A:	Cu heat-spreading areas on board surface
Ambient Conditions:	Natural convection, still air

Table 17. Thermal Resistance Perfor
-------------------------------------

Thermal Resistance	Area A (mm <sup>2</sup> )	1 = Power Chip, 2 = Logic Chip (°C/W)		
		m = 1, n = 1	m = 1, n = 2 m = 2, n = 1	m = 2, n = 2
P <sub>0JAmn</sub>	0	37	36	37
	300	29	29	30
	600	28	27	29

 $P\theta_{\text{JA}}$  is the thermal resistance between die junction and ambient air.

This device is a dual die package. Index m indicates the die that is heated. Index n refers to the number of the die where the junction temperature is sensed.




Figure 16. Device on Thermal Test Board  $R\theta_{JA}$ 




Figure 17. Transient Thermal Resistance  $P\theta_{JA}$ , 1W Step Response, Device on Thermal Test Board Area A = 600 (mm^2)

# **REVISION HISTORY**

REVISION	DATE	DESCRIPTION OF CHANGES
5.0	7/2006	<ul> <li>Implemented Revision History page</li> <li>Converted to Freescale format and updated to the prevailing form and style</li> <li>Added Thermal Addendum</li> <li>Added last sentence to Open Load Fault on page 21</li> <li>Added Fault Reporting Description, following Table 10. Serial Output Bit Assignment on page 25</li> <li>Made numerous changes and description additions to Typical Applications on page 28</li> </ul>
6.0	2/2007	<ul> <li>Removed Part Number MC33888PNB/R2 from Ordering Information Block on page 1.</li> <li>Added Shaffner information and tables to the Typical Applications section of the data sheet, beginning on page <u>28</u>.</li> <li>Added titles to Table 11 - Results of Fast Transient Pulses on VPWR on page 29, Table 12 - Rating of Fast Transient Pulses on VPWR on page 30, Table 13 - Results of Fast Transient Pulses on HS1 and HS3 on page 30, Table 14 - Results of Fast Transient Pulses on LS4 and LS5 on page 30, and Table 15 - Rating of Fast Transient Pulses on HS1, HS3, LS4, and LS5 on page 30</li> <li>Removed Peak Package Reflow Temperature During Reflow (solder reflow) parameter from Maximum Ratings table on page <u>9</u>. Added note with instructions from www.freescale.com.</li> </ul>

#### How to Reach Us:

#### Home Page: www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http:// www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc., 2007. All rights reserved.

